Accelerate and Streamline HDL Deployment

12 July 2022
11:00 - 12:00


Do you want to prototype and test your algorithms on an FPGA while spending less time on HDL implementation? Do
you find it difficult to analyse, explore, and share HDL implementations of algorithms?

In this webinar, we demonstrate the workflow for generating readable and synthesisable HDL code from your MATLABalgorithms and Simulink models using HDL Coder. The generated HDL code can be used for FPGA or ASIC prototyping orproduction design.


This webinar will guide you through the steps necessary to implement a MATLAB algorithm in FPGA hardware, including:

  • Prepare for HDL code generation
  • Simulink modeling best practices for creating efficient hardware
  • Generating and synthesizing HDL for an FPGA device
  • Convert the design to fixed-point

Who Should Attend

  • DSP, Wireless, Image/Video,
  • Controls Algorithm Engineers
  • FPGA/ASIC Design Verification Engineers
  • Mixed-Signal Engineers who need digital or analog simulation models
  • Embedded Software Developer
  • System Designer/Architect

About the Presenter

Vukosi Mboweni is a Junior Application Engineer at Opti-Num Solutions working in the Digital Engineering team. He attended the University of Pretoria where he obtained his Bachelors degree in Electrical Engineering and is currently completing his Masters degree in Electrical Engineering at the University of Cape Town. As an Application Engineer he supports companies with topics that include, but not limited to, wireless communication, C/C++ and HDL code generation, embedded systems and renewable energy.